

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.		FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/786,049		06/18/2001	Mitsuru Sato	1086.1141	6861	
21171	7590	11/03/2004		EXAM	EXAMINER	
STAAS & HALSEY LLP SUITE 700 1201 NEW YORK AVENUE, N.W.				PATEL, H	ETUL B	
				ART UNIT	PAPER NUMBER	
WASHING		•		2186		
				DATE MAILED: 11/03/2004	DATE MAILED: 11/03/2004	

Please find below and/or attached an Office communication concerning this application or proceeding.

r *}	Application No.	Applicant(s)					
	09/786,049	SATO ET AL.					
Office Action Summary	Examiner	Art Unit					
	Hetul Patel	2186					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 03 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).							
Status							
1) Responsive to communication(s) filed on 13 Se	eptember 2004.						
3) Since this application is in condition for allowar) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims							
4) ☐ Claim(s) 1-16 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-16 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or election requirement.							
Application Papers							
9)⊠ The specification is objected to by the Examiner.							
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority under 35 U.S.C. § 119							
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 							
Attachment(s)							
1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413)							
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	ate atent Application (PTO-152)					

Application/Control Number: 09/786,049 Page 2

Art Unit: 2186

DETAILED ACTION

Specification

- 1. Claims 1, 4, 7, 12 and 14-16 are amended. Claims 1-16 are presented for examination.
- 2. A substitute specification in proper idiomatic English and in compliance with 37 CFR 1.52(a) and (b) is required. The substitute specification filed must be accompanied by a statement that it contains no new matter.
- 3. The specification is objected under the first paragraph of 35 U.S.C. 112.

 According to the first paragraph of 35 U.S.C. 112, the specification shall contain a written description of the invention, and of the manner and process of making and using it, in such <u>full</u>, <u>clear</u>, <u>concise</u>, <u>and exact terms</u> as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.
- 4. The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

Claim Objections

5. Claim 1 is objected to because of the following informalities:

It should be stated as "... a state tag <u>used</u> to manage data ..." instead of "... a state tag <u>using</u> to manage data ..." as disclosed in this application on line 5 of claim 1.

Appropriate correction is required.

Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

6. Claims 1, 4, 7 and 14-16 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

The claim is generally narrative and indefinite, failing to conform with current U.S. practice. They appear to be a literal translation into English from a foreign document and are replete with grammatical and idiomatic errors.

As per claim 1, the phrase "a cache controller for carrying out, in a case that at a time of generation of a pre-fetch request following a read request from one of the processors the data stored in the other cache devices must be read by changing state tags of the other cache devices, weak read operation for causing failure in said pre-fetch request as a pre-fetch protocol." is not understood.

As per claim 4, the phrase "a cache controller for carrying out a prefetch protocol that in a case that at a time of generation of a pre-fetch request

Art Unit: 2186

following a read request from one of the processors the data stored in the other cache devices must be read by changing state tags of the other cache devices, the data is read without changing the state tag and stored in the cache memory with setup of a weak state W, and at a time of synchronization operation of memory consistency to attain data-consistency by software the data in the cache memory in said weak state (W) is wholly invalidated." is not understood.

As per claim 7, the phrase "a cache controller for carrying out a prefetch protocol according to a process comprising: setting as the state tag, at the time of generation of a pre-fetch request following a read request from one of the processors, a passive preservation mode P to data pre-fetched from the other cache devices or the main memory, storing the pre-fetched data in said cache memory, not informing, when the data corresponding to a read request from the other cache devices is the pre-fetch data to which said passive preservation mode P is set, the other cache devices of the preservation of the corresponding data, and invaliding the pre-fetched data in the cache memory, when none of the other cache devices store the corresponding data, and preserving said pre-fetch data as it is, when the other cache devices share the corresponding data." is not understood. The following is also unclear: when a particular data is pre-fetched to a cache and since none of the other cache devices has the particular data, that particular data gets invalidated. In other words, every time the data is pre-fetched to any

Art Unit: 2186

cache devices, it is invalidated since none of the other cache devices stores the same data. So there will not be a case that any other (second) cache device would have the same particular data stored in it during the pre-fetch in other (first) cache device...

As per claim 14, the phrase "carrying out, in a case that at a time of generation of a pre-fetch request following a read request from one of the processors data stored in the other cache devices must be read by changing state tags of the other cache devices, weak read operation for causing failure in said pre-fetch request as a fetch protocol." is not understood.

As per claim 15, the phrase "reading, in a case that at a time of generation of a pre-fetch request following a read request from one of the processors the data stored in the other cache devices must be read by changing state tags of the other cache devices, the data without changing the state tag to respond to said processor, and subsequently storing the data, with a setup of a weak state W, in the cache memory, and invalidating, at a time of synchronization operation of memory consistency to attain data-consistency by software, the data in the cache memory in said weak state (W) wholly." is not understood.

As per claim 16, the phrase "request from one of the processors, a passive preservation mode P to data pre-fetched from the other cache devices or the main memory and storing the pre-fetched data in said cache memory, not informing, when data corresponding to a read request from the

Art Unit: 2186

other cache devices is the pre-fetch data to which said passive preservation mode P is set, the other cache devices of preservation of the corresponding data, and invalidating said pre-fetch data when none of the cache devices store the corresponding data, and storing said pre-fetch data as it is when the corresponding data is shared by the other cache devices." is not understood.

These claims need to be rewritten in <u>full, clear, concise, and exact</u>

<u>terms</u> as to enable any person skilled in the art to which it pertains.

Appropriate correction is required.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. Claims 1-3 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Arimilli et al. (USPN: 6,374,330) hereinafter, Arimilli in view of Bourekas et al. (USPN: 6,128,703) hereinafter, Bourekas.

As per claims 1 and 14, Arimilli teaches a cache device set up (28a, 28b in Fig. 1) in each of processors (12a, 12b in Fig. 1) interconnected to other cache devices in other processors and connected to a main memory (16 in Fig. 1), which comprises a cache memory (28 in Fig. 1) wherein a part of data in the main memory is stored in one or more cache lines and a state tag using to manage data consistency is set up in each

Page 7

of the cache lines and a cache controller (not shown in Fig. 1) for managing transfer of data between the processor and cache memory (e.g. see Col. 1, lines 37-57). However, Arimilli does not teach that the cache controller carries out a weak read operation for causing failure in the pre-fetch request as a fetch protocol. Bourekas, on the other hand, teaches that if the cache line corresponding to the pre-fetch address is in the modified state, then the cache line is invalidated to maintain the cache coherency. i.e. whenever the data/cache line corresponding to the pre-fetch address is in the modified state, that data is most updated data then the data pre-fetched from the main memory. Therefore, the pre-fetched data is invalidated unless the state of the data in the pre-fetch address is changed (e.g. see Col. 10, lines 14-22). Accordingly, it would have been obvious to one of ordinary skill in the art at the time of the current invention was made to modify Arimilli's cache device as taught by Bourekas so the cache controller fail the pre-fetch request, in the case of a read request from one of the processors the data stored in the other cache devices cannot be read unless its state tag is changed, to maintain the data consistency. Based on this rationale, claims 1 and 14 are rejected.

As per claim 2, the combination of Arimilli and Bourekas teaches the claimed invention as described above and furthermore, Arimilli teaches that the cache memory distinguishes the stored data by a data-modified state (M), an exclusive state (E), a data-shared state (S) and an invalid state (I), each of which indicates validity of the state tag (e.g. see Col. 4, lines 14-39). When the data requested by the pre-fetch request is stored in the other cache devices in either the data-modified state (M) or the exclusive

state (E), the pre-fetched data is not the most updated data since the data might be changed which is stored in either the data-modified state (M) or the exclusive state (E) in other cache devices. Therefore the pre-fetch request has to fail in order to maintain the data consistency throughout the cache device.

As per claim 3, the combination of Arimilli and Bourekas teaches the claimed invention as described above. In the MESI protocol, which is well known in the art, if the data corresponding to the pre-fetch request is stored in the other cache device in the invalid state, it reads the valid data, which is stored in the main memory and stores it in the exclusive state and if the data corresponding to the pre-fetch request is stored in the other cache device in the shared state, it reads the data from one of those devices since data in those devices is most up-to-date and valid data compare to the main memory data and stores it in the shared state until it modified by that or other cache device to maintain the data consistency. The common knowledge or well-known in the art statement is taken to be admitted prior art because applicant failed to traverse the examiner's assertion of official notice made in the previous Office Action (see MPEP 2144.03 (C)).

8. Claims 5 and 6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Arimilli in view of Bourekas further in view of Prudvi et al. (USPN: 6,378,048), hereinafter, Prudvi.

As per claim 5, the combination of Arimilli and Bourekas teaches the claimed invention as described above and furthermore, Arimilli teaches that the cache memory

distinguishes the stored data by a data-modified state (M), an exclusive state (E), a data-shared state (S) and an invalid state (I), each of which indicates validity of the state tag (e.g. see Col. 4, lines 14-39). However, both Arimilli and Bourekas failed to teach that when the data which corresponds to the pre-fetch request and are stored in the other cache devices is in the data-modified state (M) or the exclusive state (E), the cache controller reads the data without changing the state tag and stores the data in the cache memory with the setup of the weak state (W), and at the time of synchronization operation of the memory consistency the cache controller changes the weak state (W) into the invalid state (I) wholly. Prudvi, on the other hand, teaches that when the data is modified in one of the cache memory, the data is shared without regard to the data's dirty status and data is stored in the cache memory with the setup of the lazy state (L) (similar to the weak (W) state). And at the time of the eviction of that cache memory location, the validity of the data is checked by the dirty bit and invalidated if it is dirty to maintain the cache coherency (e.g. see abstract). Accordingly, it would have been obvious to one of ordinary skill in the art at the time of the current invention was made to implement the weak state (W) setup (lazy state (L)) as taught by Prudvi in the cache device taught by Arimilli and Bourekas so the overhead of immediately writing the updated data to the main memory is reduced. Therefore, the performance of the cache device is increased.

As per claim 6, the combination of Arimilli, Bourekas and Prudvi teaches the claimed invention as described above. In the MESI protocol, which is well known in the art, if the data corresponding to the pre-fetch request is stored in the other cache device

in the invalid state, it reads the valid data, which is stored in the main memory and stores it in the exclusive state and if the data corresponding to the pre-fetch request is stored in the other cache device in the shared state, it reads the data from one of those devices since data in those devices is most up-to-date and valid data compare to the main memory data and stores it in the shared state until it modified by that or other cache device to maintain the data consistency. The common knowledge or well-known in the art statement is taken to be admitted prior art because applicant failed to traverse the examiner's assertion of official notice made in the previous Office Action (see MPEP 2144.03 (C)).

9. Claims 11 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Arimilli in view of Bourekas further in view of Gornish et al. (USPN: 5,752,037), hereinafter, Gornish.

As per claim 11, the combination of Arimilli and Bourekas discloses the claimed invention as described above. Arimilli and Bourekas do not teach that when processor sends a read request to the cache controller, the cache controller carries out a pre-fetch request for pre-fetching data in one or more addresses adjacent to a read-requested address after the read request. However, Gornish teaches that when a cache miss occurs, the cache memory device fetches the data requested by the processor from the main memory and at the same time it also pre-fetches the data, i.e. it also fetches the data, which most likely to be called by the processor (i.e. data in one or more addresses adjacent to a read-requested address) in future, and stores this data in the cache (e.g.

Art Unit: 2186

see Col. 1, lines 25-35 and Col. 2, lines 11-20). Accordingly, it would have been obvious to one of ordinary skill in the art at the time of the current invention was made to implement the cache device taught by Arimilli and Bourekas by adding an extra function to the cache controller so it can carry out a pre-fetch request for pre-fetching data in one or more addresses adjacent to a read-requested address after the read request as taught by Gornish to reduce the number of cache misses because most of the times the next read request sent by the processor is the address adjacent to currently read memory address.

As per claim 12, the examiner interpreted the claim as following: "The cache device according to claim 11, wherein said interconnecting network is a snoop bus". The combination of Arimilli and Bourekas discloses the claimed invention as described above and furthermore Arimilli teaches that the processing units 12a and 12b communicate with each other and the peripheral devices by various means, including a generalized interconnect or bus 20, or direct-memory access channels (e.g. see Col. 1, lines 24-35 and Fig. 1). For example, a snoop bus is used as a system bus 20 for connecting the cache devices 28a and 28b (e.g. see Fig. 1).

10. Claim 13 is rejected under 35 U.S.C. 103(a) as being unpatentable over Arimilli in view of Bourekas further in view of Gornish as applied to claims 11 and 12 above, and further in view of Steely, Jr. et al. (USPN: 5,966,737), hereinafter, Steely.

As per claim 13, although the combination of Arimilli, Bourekas and Gornish discloses the claimed invention as described above, all three Arimilli, Bourekas and

Gornish fail to teach that in the case when the simultaneous requests of read and prefetch requests arises, the data making the distinguishing bit valid are transmitted. However, Steely discloses that the bit ram is used to provide a bit number of any bit, which differs between the tags at the same location in the different banks (e.g. see abstract). Accordingly, it would have been obvious to one of ordinary skill in the art at the time of the current invention was made to implement the cache device taught by Arimilli, Bourekas and Gornish by adding the distinguishing bit as taught by Steely to distinguish the data in the case when the simultaneous read and pre-fetch requests occurs and sending the data which makes the distinguishing bit valid. By using the distinguishing bit, sending data requested by the read request to the processor as a response of the pre-fetch request and vice versa can be avoided.

Remarks

11. As to the remark, Applicant asserted that with respect to claims 1 and 14, Bourekas cannot disclose or suggest the present invention, "a cache... ... a pre-fetch protocol." because Bourekas method applies to a multi-bus master environment without snoop circuitry, such that Bourekas does not cover a cache of multi-processors.

Examiner respectfully traverses Applicant's remark for the following reasons:

As stated in the rejection of claims 1 and 14 above, Arimilli teaches a

multiprocessor with cache device setup in each of the processors. However, Arimilli

does not teach that the cache controller carries out a weak read operation for causing failure in the pre-fetch request as a fetch protocol. Bourekas, on the other hand, teaches that if the cache line corresponding to the pre-fetch address is in the modified state, then the cache line is invalidated to maintain the cache coherency, i.e. whenever the data/cache line corresponding to the pre-fetch address is in the modified state, that data is most updated data then the data pre-fetched from the main memory. Therefore, the pre-fetched data is invalidated unless the state of the data in the pre-fetch address is changed (e.g. see Col. 10, lines 14-22). Accordingly, it would have been obvious to one of ordinary skill in the art at the time of the current invention was made to modify Arimilli's cache device as taught by Bourekas so the cache controller fail the pre-fetch request, in the case of a read request from one of the processors the data stored in the other cache devices cannot be read unless its state tag is changed, to maintain the data consistency. Thus, the cache coherency is maintained in Arimilli's multi-processor system by applying the weak read operation for causing failure in the pre-fetch request. which is applied to the multi-bus master environment in the prior art taught by Bourekas.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not

mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hetul Patel whose telephone number is 571-272-4184. The examiner can normally be reached on M-F 8-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on 571-272-4182. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

HBP HBP